

# LCAS RING AND TIP PROTECTION PAIRS BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

### TISP4xxxH3/M3BJ Series for LCAS Protection

Device	V <sub>DRM</sub>	V <sub>DRM</sub> V <sub>(BO)</sub>	
Device	V	V	TERMINAL
'4125	100	125	TIP
'4219	180	219	RING


Low Differential Capacitance ...... 39 pF max.

L Recognized Components

#### **Rated for International Surge Wave Shapes**

Wave Shape	Standard	I <sub>TSP</sub>			
wave Snape	Standard	H3 SERIES	M3 SERIES		
2/10 µs	GR-1089-CORE	500	300		
8/20 μs	IEC 61000-4-5	300	220		
10/160 μs	FCC Part 68	250	120		
10/700 μs	ITU-T K.20/21/45	200	100		
10/560 μs	FCC Part 68	160	75		
10/1000 μs	GR-1089-CORE	100	50		

#### SMBJ Package (Top View)



#### **Device Symbol**



Terminals T and R correspond to the alternative line designators of A and B

#### Description

These protector pairs have been formulated to limit the peak voltages on the line terminals of the '7581/2/3 LCAS (Line Card Access Switches) type devices. An LCAS may also be referred to as a Solid State Relay, SSR, i.e. a replacement of the conventional electro-mechanical relay.

Overvoltages are normally caused by a.c. power system or lightning flash disturbances which are induced or conducted on to the telephone line. These overvoltages are initially clipped by protector breakdown clamping until the voltage rises to the breakover level, which causes the device to crowbar into a low-voltage on state. This low-voltage on state causes the current resulting from the overvoltage to be safely diverted through the device. For negative surges, the high crowbar holding current helps prevent d.c. latchup with the SLIC current, as the surge current subsides.

Each protector consists of a symmetrical voltage-triggered bidirectional thyristor. They are guaranteed to voltage limit and withstand the listed international lightning surges in both polarities.

#### **How to Order**

Device	Package	Carrier	Order As
TISP4125H3BJ		Embassed Tone Dealed	TISP4125H3BJR-S
TISP4219H3BJ	BJ (J-Bend DO-214AA/SMB)		TISP4219H3BJR-S
TISP4125M3BJ		Lilibossed Tape Reeled	TISP4125M3BJR-S
TISP4219M3BJ			TISP4219M3BJR-S

#### **TISP4125H3BJ & TISP4219H3BJ**

### Absolute Maximum Ratings, $T_A = 25$ °C (Unless Otherwise Noted)

Rating	Symbol	Value	Unit
Repetitive peak off-state voltage, (see Note 1) 4219	$V_{DRM}$	±100 ±180	V
Non-repetitive peak on-state pulse current (see Notes 2 and 3)			
2/10 μs (GR-1089-CORE, 2/10 μs voltage wave shape)		500	
8/20 μs (IEC 61000-4-5, 1.2/50 μs voltage, 8/20 current combination wave generator)		300	
10/160 μs (FCC Part 68, 10/160 μs voltage wave shape)		250	
5/200 μs (VDE 0433, 10/700 μs voltage wave shape)		220	_
0.2/310 μs (I3124, 0.5/700 μs voltage wave shape)	ITSP	200	A
5/310 μs (ITU-T K.20/21, 10/700 μs voltage wave shape)		200	
5/310 μs (FTZ R12, 10/700 μs voltage wave shape)		200	
10/560 μs (FCC Part 68, 10/560 μs voltage wave shape)		160	
10/1000 μs (GR-1089-CORE, 10/1000 μs voltage wave shape)		100	
Non-repetitive peak on-state current (see Notes 2, 3 and 4)			
20 ms (50 Hz) full sine wave		55	
16.7 ms (60 Hz) full sine wave	I <sub>TSM</sub>	60	Α
1000 s 50 Hz/60 Hz a.c.		2.1	
Initial rate of rise of on-state current, Exponential current ramp, Maximum ramp value < 200 A	di <sub>T</sub> /dt	400	A/μs
Junction temperature	TJ	-40 to +150	°C
Storage temperature range	T <sub>stg</sub>	-65 to +150	°C

- NOTES: 1. See Applications Information for voltage values at lower temperatures.
  - 2. Initially, the TISP4xxxH3BJ must be in thermal equilibrium with  $T_J = 25$  °C.
  - 3. The surge may be repeated after the TISP4xxxH3BJ returns to its initial conditions.
  - 4. EIA/JESD51-2 environment and EIA/JESD51-3 PCB with standard footprint dimensions connected with 5 A rated printed wiring track widths. See Figure 10 for the current ratings at other durations. Derate current values at -0.61 %/°C for ambient temperatures above 25 °C.

#### **Recommended Operating Conditions**

	Component Condition		Min	Тур	Max	Unit	
	Series current limiting resistor	GR-1089-CORE first-level surge survival		0			Ω
R <sub>S</sub>		GR-1089-CORE first-level and second-level surge survival		0			Ω
5		K.20, K.21 and K.45 coordination pass with a 40 protector	0 V primary	6			Ω
Vaura	AC ringing voltage	Figure 12, V <sub>BAT</sub> = -48 V ±2.5 V,	Battery-backed			87	V rms
V <sub>RING</sub>		R1= R2 = 300 Ω, 0 °C < T <sub>A</sub> < +85 °C	Ground-backed			101	V rms

## **BOURNS®**

### Electrical Characteristics, TISP4xxxH3, $T_A$ = 25 $^{\circ}$ C (Unless Otherwise Noted)

	Parameter	Test Conditions		Min	Тур	Max	Unit
I <sub>DRM</sub>	Repetitive peak off- state current	$V_D = V_{DRM}$	$T_A = 25 ^{\circ}\text{C}$ $T_A = 85 ^{\circ}\text{C}$			±5 ±10	μΑ
V <sub>(BO)</sub>	Breakover voltage	$dv/dt = \pm 250 \text{ V/ms},  R_{SOURCE} = 300 \Omega$	$dv/dt = \pm 250 \text{ V/ms},  R_{SOURCE} = 300 \Omega$ '4125 '4219			±125 ±219	V
V <sub>(BO)</sub>	Impulse breakover voltage	dv/dt $\leq \pm 1000 \text{ V/}\mu\text{s}$ , Linear voltage ramp,  Maximum ramp value = $\pm 500 \text{ V}$ 4125  di/dt = $\pm 20 \text{ A/}\mu\text{s}$ , Linear current ramp,  Maximum ramp value = $\pm 10 \text{ A}$				±134 ±229	>
I <sub>(BO)</sub>	Breakover current	dv/dt = $\pm 250$ V/ms, R <sub>SOURCE</sub> = 300 $\Omega$		±0.15		±0.6	Α
V <sub>T</sub>	On-state voltage	$I_T = \pm 5 \text{ A}, t_W = 100 \mu \text{s}$				±3	V
I <sub>H</sub>	Holding current	$I_T = \pm 5 \text{ A}$ , di/dt = +/-30 mA/ms		±0.15		±0.6	Α
dv/dt	Critical rate of rise of off-state voltage	Linear voltage ramp, Maximum ramp value < 0.85V DRM		±5			kV/μs
I <sub>D</sub>	Off-state current	$V_{D} = \pm 50 \text{ V}$	T <sub>A</sub> = 85 °C			±10	μΑ
C <sub>off</sub>	Off-state capacitance	$ f = 1 \text{ MHz},  V_d = 1 \text{ V rms}, V_D = 0, \\ f = 1 \text{ MHz},  V_d = 1 \text{ V rms}, V_D = -1 \text{ V} \\ f = 1 \text{ MHz},  V_d = 1 \text{ V rms}, V_D = -2 \text{ V} \\ f = 1 \text{ MHz},  V_d = 1 \text{ V rms}, V_D = -50 \text{ V} \\ f = 1 \text{ MHz},  V_d = 1 \text{ V rms}, V_D = -100 \text{ V} \\ (\text{see Note 5}) $			80 71 65 30 23	90 79 74 35 28	pF

NOTE 5: To avoid possible voltage clipping, the '4125 is tested with  $V_D$  = -98 V.

#### **Thermal Characteristics**

Parameter	Test Conditions	Min	Тур	Max	Unit
R <sub>B.IA</sub> Junction to free air thermal resistance	EIA/JESD51-3 PCB, $I_T = I_{TSM(1000)}$ , $T_A = 25$ °C, (see Note 6)			113	°C/W
UA UA	265 mm x 210 mm populated line card, 4-layer PCB, $I_T = I_{TSM(1000)}$ , $T_A = 25$ °C		50		0,11

NOTE 6: EIA/JESD51-2 environment and the PCB has standard footprint dimensions connected with 5 A rated printed wiring track widths.

#### TISP4125M3BJ & TISP4219M3BJ

### Absolute Maximum Ratings, T<sub>A</sub> = 25 °C (Unless Otherwise Noted)

Rating	Symbol	Value	Unit
Repetitive peak off-state voltage, (see Note 7) 4219	$V_{DRM}$	±100 ±180	V
Non-repetitive peak on-state pulse current (see Notes 8 and 9) 2/10 μs (GR-1089-CORE, 2/10 μs voltage wave shape)		300	
8/20 μs (IEC 61000-4-5, 1.2/50 μs voltage, 8/20 current combination wave generator) 10/160 μs (FCC Part 68, 10/160 μs voltage wave shape) 5/200 μs (VDE 0433, 10/700 μs voltage wave shape)	L	220 120 110	A
0.2/310 μs (l3124, 0.5/700 μs voltage wave shape) 5/310 μs (ITU-T K.20/21, 10/700 μs voltage wave shape) 5/310 μs (FTZ R12, 10/700 μs voltage wave shape)	I <sub>TSP</sub>	100 100 100	A
10/560 μs (FCC Part 68, 10/560 μs voltage wave shape) 10/1000 μs (GR-1089-CORE, 10/1000 μs voltage wave shape)		75 50	
Non-repetitive peak on-state current (see Notes 8, 9 and 10) 20 ms (50 Hz) full sine wave		30	
16.7 ms (60 Hz) full sine wave 1000 s 50 Hz/60 Hz a.c.	I <sub>TSM</sub>	32 2.1	А
Initial rate of rise of on-state current, Exponential current ramp, Maximum ramp value < 200 A	di <sub>T</sub> /dt	300 -40 to +150	A/μs °C
Junction temperature  Storage temperature range	T <sub>J</sub> T <sub>stg</sub>	-40 to +150 -65 to +150	°C

- NOTES: 7. See Applications Information for voltage values at lower temperatures.
  - 8. Initially, the TISP4xxxM3BJ must be in thermal equilibrium with  $T_J = 25$  °C.
  - 9. The surge may be repeated after the TISP4xxxM3BJ returns to its initial conditions.
  - 10. EIA/JESD51-2 environment and EIA/JESD51-3 PCB with standard footprint dimensions connected with 5 A rated printed wiring track widths. See Figure 11 for the current ratings at other durations. Derate current values at -0.61 %/°C for ambient temperatures above 25 °C.

#### **Recommended Operating Conditions**

	Component Condition			Min	Тур	Max	Unit
	R <sub>S</sub> Series current limiting resistor	GR-1089-CORE first-level surge survival		10			Ω
Bo		GR-1089-CORE first-level and second-level surge survival		12			Ω
115		K.20, K.21 and K.45 coordination pass with a 40 protector	0 V primary	6			Ω
V <sub>RING</sub>	G AC ringing voltage	Figure 12, V <sub>BAT</sub> = -48 V ±2.5 V,	Battery-backed			87	V rms
V RING		R1= R2 = 300 Ω, 0 °C < T <sub>A</sub> < +85 °C	Ground-backed			101	V rms

# **BOURNS®**

### Electrical Characteristics, TISP4xxxM3, $T_A$ = 25 $^{\circ}$ C (Unless Otherwise Noted)

	Parameter	Test Conditions		Min	Тур	Max	Unit
I <sub>DRM</sub>	Repetitive peak off- state current	$V_D = V_{DRM}$	$T_A = 25  ^{\circ}\text{C}$ $T_A = 85  ^{\circ}\text{C}$			±5 ±10	μΑ
V <sub>(BO)</sub>	Breakover voltage	$dv/dt = \pm 250 \text{ V/ms},  R_{SOURCE} = 300 \Omega$	$dv/dt = \pm 250 \text{ V/ms},  R_{SOURCE} = 300 \Omega$ 4125 4219			±125 ±219	V
V <sub>(BO)</sub>	Impulse breakover voltage	$dv/dt \le \pm 1000 \text{ V/μs}$ , Linear voltage ramp,  Maximum ramp value = $\pm 500 \text{ V}$ 4125 $di/dt = \pm 20 \text{ A/μs}$ , Linear current ramp,  Maximum ramp value = $\pm 10 \text{ A}$				±132 ±226	V
I <sub>(BO)</sub>	Breakover current	dv/dt = $\pm 250$ V/ms, R <sub>SOURCE</sub> = 300 $\Omega$		±0.15		±0.6	Α
V <sub>T</sub>	On-state voltage	$I_T = \pm 5 \text{ A}, t_W = 100 \mu \text{s}$				±3	V
I <sub>H</sub>	Holding current	$I_T = \pm 5 \text{ A, di/dt} = +/-30 \text{ mA/ms}$		±0.15		±0.6	Α
dv/dt	Critical rate of rise of off-state voltage	Linear voltage ramp, Maximum ramp value < 0.85V DRM		±5			kV/μs
I <sub>D</sub>	Off-state current	$V_D = \pm 50 \text{ V}$	T <sub>A</sub> = 85 °C			±10	μΑ
C <sub>off</sub>	Off-state capacitance	$f = 1 \text{ MHz},  V_d = 1 \text{ V rms}, V_D = 0,$ $f = 1 \text{ MHz},  V_d = 1 \text{ V rms}, V_D = -1 \text{ V}$ $f = 1 \text{ MHz},  V_d = 1 \text{ V rms}, V_D = -2 \text{ V}$ $f = 1 \text{ MHz},  V_d = 1 \text{ V rms}, V_D = -50 \text{ V}$ $f = 1 \text{ MHz},  V_d = 1 \text{ V rms}, V_D = -100 \text{ V}$ (see Note 11)			62 56 52 26 21	74 67 62 31 25	pF

NOTE 11: To avoid possible voltage clipping, the '4125 is tested with  $V_D$  = -98 V.

#### **Thermal Characteristics**

Parameter	Test Conditions	Min	Тур	Max	Unit
R <sub>B.IA</sub> Junction to free air thermal resistance	EIA/JESD51-3 PCB, $I_T = I_{TSM(1000)}$ , $I_A = 25$ °C, (see Note 12)			115	°C/W
Tigga curiodorte nec un diorna resistance	265 mm x 210 mm populated line card, 4-layer PCB, I <sub>T</sub> = I <sub>TSM(1000)</sub> , T <sub>A</sub> = 25 °C		52		0,11

NOTE 12: EIA/JESD51-2 environment and the PCB has standard footprint dimensions connected with 5 A rated printed wiring track widths.

#### **Parameter Measurement Information**




Figure 1. Voltage-Current Characteristic for T and R Terminals
All Measurements are Referenced to the R Terminal

#### **TISP4xxxH3BJ Typical Characteristics**

# OFF-STATE CURRENT vs





Figure 2.

### ON-STATE CURRENT



### NORMALIZED BREAKOVER VOLTAGE




Figure 3.

#### NORMALIZED HOLDING CURRENT




Figure 5.

#### **TISP4xxxM3BJ Typical Characteristics**

### OFF-STATE CURRENT




Figure 6.

#### **NORMALIZED BREAKOVER VOLTAGE**






Figure 7.

### **ON-STATE CURRENT**



#### **NORMALIZED HOLDING CURRENT**



### **BOURNS®**

#### **Rating Information**

#### TISP4xxxH3BJ

# NON-REPETITIVE PEAK ON-STATE CURRENT VS




Figure 10.

#### TISP4xxxM3BJ

#### NON-REPETITIVE PEAK ON-STATE CURRENT




Figure 11.

#### **APPLICATIONS INFORMATION**

#### Introduction

These protector pairs have been designed to limit the peak voltages on the line terminals of '7581/7582/7583 LCAS (Line Card Access Switch) parts. An LCAS may also be referred to as a Solid-State Relay, SSR, i.e. a replacement of the conventional electro-mechanical relay.

The '7581 LCAS has two solid-state switches which connect the telephone line to the line card SLIC (Subscriber Line Interface Circuit), Figure 12, SW1 and SW2. A further two solid-state switches connect the telephone ringing generator to the line, Figure 12, SW3 and SW4. Applied 5-volt logic signals control the condition of the switches to perform the functions of line disconnect, connection to the SLIC and application of ringing. If excessive long-term overdissipation occurs, a thermal sensor activates thermal shutdown and opens the switches. The SLIC side of switches SW1 and SW2 is limited in voltage by internal protectors Th3 and Th4. The line-side of the LCAS is voltage limited by the two TISP® parts.




Figure 12. Basic LCAS Arrangement

Additional functions are provided by the '7582 (line test access) and the '7583 (test-in and test-out access). Up to three conventional electromechanical relays may be replaced by the LCAS. The resulting size reduction can double the line density of a line card.

This document covers the types of overvoltage protection required by the '7581 LCAS and how the TISP® part voltages are selected to provide these requirements. The LCAS '7582 and '7583 are also covered as the additional switches used in these parts are similar to the '7581.

#### **LCAS Switch Ratings**

When a switch is in the off state, the maximum withstand voltage may be set by the switch itself or by the control line to the switch. At 25°C, the switch terminal to ground voltage rating for all the switches is ±320 V. Switches SW1 to SW3 are bidirectional MOS types and can withstand ±320 V between terminals. Switch SW4 is a bidirectional thyristor which is rated at ±465 V between terminals.

Overcurrents as well as overvoltages occur on telephone lines. In the on state, the thyristor switch, SW4, is capable of withstanding high levels of current overload. For currents above about 200 mA, the MOS switches, SW1 to SW3, will go into a current limited condition. This will cause the voltage to rise across the switch and large amounts of power to be developed. In the longer term, this power loss increases the overall chip temperature. When the temperature exceeds about 125 °C, thermal shutdown occurs and the switches are set to the off state. Without power loss, the LCAS will cool. Eventually, the thermal trip will reset, setting the switches back in the high power loss condition again. The cycle of temperature increase, thermal shutdown, temperature decrease and switch re-activation will continue until the overcurrent ceases.




Figure 13. LCAS Shown with Switch Breakdown Limits

#### **Equivalent Circuit**

Figure 13 shows the LCAS switch voltage ratings as breakdown diodes, which must not be allowed to conduct. Each switch has three diodes; one between poles and the other two from each pole to ground. At 25  $^{\circ}$ C, switches SW1 through to SW3 have breakdown diode voltages of  $\pm 320$  V. Switch SW4 has breakdown diode voltage values of  $\pm 465$  V for the one between poles and  $\pm 320$  V for the two diodes connected to ground. Note that only protection to ground is required, as in the limit, the inter-switch voltage limitation of  $\pm 640$  V is the same as the switch to ground limitation of  $\pm 320$  V and  $\pm 320$  V in both polarities.



#### **Protector Voltages**

Protector working and protection voltage design calculations for the LCAS are described in the IEEE Std. C62.37.1-2000, *IEEE Guide for the Application of Thyristor Surge Protection Devices*, pp 40-43. These calculations comprehend:

the temprature variation of LCAS voltage ratings,

increase in protection voltage with ambient temperature rise, long term a.c. heating and under impulse conditions, decrease in working voltage with ambient temperature fall.

ground-backed and battery-backed ringing configurations (see Figure 13).

These calculation techniques were used to set the TISP® part voltages. Using these TISP® parts allows normal system voltage levels of  $\pm 100 \text{ V}$  on TIP and  $\pm 180 \text{ V}$  on RING without clipping at 25 °C. At 0 °C ambient, these voltage levels become  $\pm 97 \text{ V}$  on TIP and  $\pm 174 \text{ V}$  on RING. Under open circuit line conditions, this means that the peak ringing voltage cannot exceed  $\pm 174 \text{ V}$  for equipment operation down to 0 °C ambient.

Assuming a battery voltage of 48 V  $\pm 2.5$  V and battery-backed ringing, the maximum peak a.c. ring voltage is 174 V - 50.5 V = 123.5 V or 87 V rms. The working voltage of  $\pm 97$  V on TIP is more than half the  $\pm 174$  V working voltage on RING. As a result, the TIP working voltage does not represent a limitation for systems where the TIP return resistance is equal or less than the RING source resistance.


For balanced impedance ground-backed ringing, the maximum peak a.c. ring voltage under short line conditions (short between TIP and RING) is limited by the TIP working voltage of  $\pm 97$  V. In the negative ring polarity, the limit of the voltage is made up from half the battery voltage plus half of the peak a.c. ring voltage. The maximum peak a.c. ring voltage is 2 x (97 - 50.5/2) = 143.5 V or 101 V rms.

Line test voltage levels must be considered, whether they be applied by using LCAS switches or separate electro-mechanical relays. For these TISP® parts, the applied test voltage should not exceed the lowest working voltage, which is ±97 V.

## **BOURNS®**

#### **MECHANICAL DATA**

#### **Recommended Printed Wiring Footprint**



MDXX BIA

#### **Device Symbolization Code**

Devices will be coded as below. As the device parameters are symmetrical, terminal 1 is not identified.

Device	Symbolization
Device	Code
TISP4125H3BJ	4125H3
TISP4219H3BJ	4219H3
TISP4125M3BJ	4125M3
TISP4219M3BJ	4219M3